

# Carbon Nanotube Electronics and Optoelectronics

S. Heinze<sup>1</sup>, J. Tersoff<sup>2</sup>, and Ph. Avouris<sup>2</sup>

<sup>1</sup> Institute of Applied Physics, University of Hamburg, Jungiusstrasse 11, 20355 Hamburg, Germany. [heinze@physnet.uni-hamburg.de](mailto:heinze@physnet.uni-hamburg.de)

<sup>2</sup> IBM Research Division, T. J. Watson Research Center, Yorktown Heights, New York 10598, USA. [tersoff@us.ibm.com](mailto:tersoff@us.ibm.com) and [avouris@us.ibm.com](mailto:avouris@us.ibm.com)

Carbon nanotube field-effect transistors (CNFETs) are already competitive in some respects with state-of-the-art silicon transistors, and are promising candidates for future nanoelectronic devices. However, it is difficult to form ohmic contacts to carbon nanotubes, and most of the CNFETs reported to date operate as Schottky barrier transistors rather than conventional FETs. The electrostatics at the contact of a metal to a nanotube leads to device behavior very different from conventional transistors. In this article we discuss the consequences of Schottky barriers in CNFETs with respect to the scaling of transistor performance with reduced device size and the application of CNFETs as optoelectronic devices.

## 1 Introduction

Aggressive down-scaling of conventional silicon transistors has been successfully applied over the past decades leading to characteristic device sizes below 100 nm in today's computer chips. Even taking the optimistic projection of further down-scaling until 2015 into account it is desirable to search for new materials or alternate routes in order to deal with problems such as the exponential increase of power consumption in chips or device leakage currents. Carbon nanotubes with their exceptional structural and electronic properties [1] such as ballistic transport over length scales of several hundred nanometers are very promising for applications in novel nanoelectronic devices. Such devices could either be integrated with existing silicon-based structures or lead to all carbon-based chips. Even novel optoelectronic nanotube devices of nanometer dimensions and with tunable optical characteristics have recently emerged. In this chapter, we focus on the use of single-wall semiconducting carbon nanotubes in electronic devices such as field-effect transistors or in optoelectronic applications such as light-emitting devices.

Since the first demonstration of carbon nanotube field-effect transistors (CNFETs) in 1998 [2, 3] intensive research has led to a great improvement of device fabrication techniques and their transport properties. Today, CNFETs are already becoming competitive with state-of-the-art silicon transistors in


several aspects. For example, CNFETs using a top gate [4] led to comparable turn-on voltages and superior transconductance, CNFETs with high-k dielectrics showed subthreshold slopes close to the thermal limit [5], and ballistic transport in CNFETs has been demonstrated [6, 7]. Even the first logic gate – a basic building block of a computer chip – has been created from a single carbon nanotube [8]. However, it recently turned out that CNFETs cannot be understood based on the theory of conventional semiconductor transistors [9, 10, 11, 12, 13]. This is due to the very different electrostatics of a semiconducting cylinder in contact with a metal electrode compared to a planar interface and the occurrence of Schottky barriers at a metal-nanotube contact. Important consequences are non-ideal switching behavior [11], unexpected scaling relations of device performance as its size is reduced [14] and new applications such as light emission from a single nanotube (NT) [15].

## 2 Schottky barrier carbon nanotube transistors

In general, a potential barrier - a Schottky barrier (SB) - occurs at every contact between a metal and a semiconductor. The height of this barrier depends on the filling of so-called metal-induced gap states (MIGS). These states become available in the energy gap of the semiconductor due to the interface formed with the metal. In a planar geometry the electric dipoles connected with such states can effectively pin the Fermi energy at a fixed position between the semiconductor valence and conduction bands. The position depends on the crossing point between MIGS with conduction and valence band character which is a bulk material property of the semiconductor [16]. However, dipoles formed on the cylinder surface of a NT cannot pin the Fermi energy of the metal effectively [17]. Consequently, the barrier height at the contact between a metal electrode and a NT is controlled by the difference of the local work functions of the metal and the carbon nanotube. The SB is thus extremely sensitive to changes of the local environment at the contact e.g. gas adsorption significantly modifies the work function of metal surfaces. This affects the transport properties of a CNFET dramatically as we will see in the following.

Initially, only p-type transport was observed in CNFETs [2, 3] and led to the assumption that there is a vanishing barrier to the valence band of the NT. Transistor action would then occur due to the modulation of the channel conductance as depicted in Fig. 1(a). However, the finding of ambipolar conduction in CNFETs [9, 10], the transition from p- to n-type conduction upon gas adsorption [8, 18], and local gating of the CNFET at the contact [19] led to the notion that SBs must play a significant role. Transistor action due to the modulation of a SB has already been proposed for silicon based FETs [20] and been demonstrated experimentally. In a SB-FET, the conduction of the device results from the modulation of the contact resistance as shown in Fig. 1(b). The SB is thinned down to a few nanometers

upon an applied gate voltage and thermally assisted tunneling of electrons or holes sets in. The SB assumption qualitatively explains ambipolar conduction, however, the observed output characteristics ( $I$  vs.  $V_d$ ) of CNFETs show a linear slope at low drain voltages typical for a conventional transistor. For a SB transistor in the planar silicon geometry such a linear regime - desirable for many device applications - is unattainable. Thus an adequate model of the SB-CNFET must explicitly take the special properties of the NT such as quasi one-dimensional (1D) electrostatics and the NTs electronic structure into account.




**Fig. 1.** (Color online) Working principle of (a) a conventional transistor with ohmic contact to the valence band and (b) a Schottky barrier transistor at midgap line-up of the metal Fermi energy with the semiconductor bands. The conventional transistor turns on at negative gate voltages due to the enhanced channel conduction. The SB transistor is ambipolar, i.e. it turns on at both negative and positive gate voltage due to the thinning of the SB width and thermally assisted tunneling.

Recently, devices with small or vanishing Schottky barrier heights have been reported using Pd or Al contacts [6, 21]. However, relatively large diameter NTs (2 to 3 nm) with correspondingly small band gaps (0.3 to 0.4 eV) have to be used so far. Due to their small NT band gaps these devices suffer from large OFF currents. These leakage currents result from minority carrier injection at the drain contact and will be explained below based on the SB model of a CNFET. Another very promising route to create conventional FETs from a carbon nanotube is to dope both ends of the NT and use these ends as source and drain contacts [22]. This device setup prevents the formation of SBs and leads to transistor action from the modulation of the channel resistance. Subthreshold slopes close to the thermal limit and high ON currents have been observed in such devices [22]. Because of the required

extended regions of doped NT it is not clear so far to which size these devices can be down-scaled. Very recently, Lin *et al.* have used a double-gate device geometry to fabricate CNFETs with unipolar n- and p-type bulk switching and excellent performance in the subthreshold regime [23].

Due to the difficulty to achieve ohmic contacts to nanotubes, a basic understanding of the consequences and implications of SBs on the transport properties of CNFETs is necessary for further exploration of these promising devices. In addition, new optoelectronic applications are possible due to their existence [15].

## 2.1 Needle-like contact model



**Fig. 2.** (Color online) Geometry of the needle-like contact model. A cylindrical gate surrounds the nanotube-metal junction. The metal electrode consists of a cylinder of the same diameter as the NT, i.e. on the order of 1 nm.

In order to study the operation principle of a SB-CNFET we begin with the idealized model of the CNFET shown in Fig.2. We assume that the metal electrode is a cylinder with the same diameter as the NT forming a perfectly sharp needle-like contact to the NT. The gate electrode is a metal cylinder surrounding the contact. This device geometry is advantageous as the electrostatic kernel  $G(z)$  is known analytically [24]. Thus for a given charge distribution  $\rho(z)$  on the metal-nanotube junction we can evaluate the electrostatic potential  $V(z)$  along the NT:

$$V(z) = V_g + \frac{R_g}{4\pi} \int G(z - z') \rho(z') dz', \quad (1)$$

where  $R_g$  is the gate radius and  $V_g$  is the applied gate voltage. We further assume that an electrostatic potential along the NT rigidly shifts the valence and conduction bands of the NT. Thus the local density of states (DOS) of the NT,  $D(E)$  [25], is shifted and the charge on the NT can be found by integration over energy:

$$\rho(z) = -\frac{e}{\epsilon} \int_{E_c(z)}^{\infty} F(E)D(E - V(z)) dE + \frac{e}{\epsilon} f, \quad (2)$$

where  $F(E)$  is the Fermi distribution and  $E_c(z)$  is the local position of the conduction band. We have chosen the case where additional electrons populate the NT conduction band. The case for holes in the valence band is easily obtained as well. The second term on the right hand side is added in order to take uniform doping into account. Hereby,  $f$  is the fraction of dopants per atom of the NT and  $\epsilon$  is the dielectric constant of the surrounding oxide.

Equations (1) and (2) need to be solved self-consistently. Transport over the short length of the NTs used in CNFETs is ballistic [6, 7] and the current through the transistor is calculated from the Landauer-Büttiker formula:


$$I = \frac{4e}{h} \int T(E)[F(E) - F(E + eV_d)]dE, \quad (3)$$

where  $V_d$  is the drain voltage (assumed to be small) and  $F(E)$  is the Fermi distribution. The transmission  $T(E)$  through the SB is calculated within the WKB approximation:


$$\ln T(E) = -\frac{4}{3bV_\pi} \int_{z_i}^{z_f} (\Delta^2 - [E + eV(z)]^2)^{1/2} dz, \quad (4)$$

where  $b = 0.144$  nm is the bond length,  $\Delta$  is half the NT band gap, and  $V_\pi = 2.5$  eV is the tight-binding parameter. The integration is performed along the NT between the classical turning points  $z_i$  and  $z_f$ . For the calculations we used a NT with a band gap of 0.6 eV corresponding to a diameter of 1.4 nm. We neglect screening on the NT as it is negligible for a quasi-1D wire [26]. For the dielectric constant  $\epsilon$  we choose a value of 3.9 as for SiO<sub>2</sub>.

For a midgap line-up of the metal Fermi level with the NT bands, the calculated conductance, displayed in Fig. 3, is symmetric with respect to the applied gate voltage  $V_g$ . At large gate voltages the SB is thinned down to a few nanometers due to the high electric field at the contact. The barrier then allows a significant electron tunneling current into the NT conduction band at positive gate voltages and hole tunneling into the valence band at negative gate voltages (c.f. Fig. 1(b)). The gate voltage required to turn the transistor from OFF ( $V_g = 0$ , low conductance) to ON (high conductance) is about  $V_g^{\text{ON}} = 0.5$  V which is on the order of the band gap (0.6 eV). The calculated transfer characteristic ( $I$  vs.  $V_g$ ) is in good qualitative agreement with experimental data [9]. However, the turn-on gate voltage  $V_g^{\text{ON}}$  is much smaller than in the experiment (typical values range from 1 to 20 V). This discrepancy is due to the ideal focusing of the electric field at the needle-like contact. In an actual device, planar gate geometries are used and we need to take this geometry explicitly into account for a realistic model of the transistor.



**Fig. 3.** (Color online) Calculated conductance as a function of the applied gate voltage for the needle-like contact and an oxide thickness of 50 nm. The Fermi energy of the metal is assumed to be at midgap of the NT bands. Solid red (dashed blue) curve is the conductance on a logarithmic (linear) scale.




**Fig. 4.** Comparison of different approximations for the electrostatic potential caused by charge on the NT. All calculations are performed within the needle-like contact model.

It is instructive to compare various approximations for the description of the electrostatic potential resulting from charge on the NT. In Fig. 4 the calculated conductance within the needle-like contact model is displayed for the exact treatment and two approximations. In the turn-on regime, charge on the NT can be completely neglected because the barrier shape which controls the conductance is only weakly affected by charge while the bulk of the NT does not affect the conductance in this voltage regime. A strictly local approximation, i.e. if we assume that the potential due to charge on

the NT is given by  $V_{\text{local}}(x) = U\rho(x)$ , is valid even far beyond the turn-on regime because the potential in the bulk of the NT is modelled sufficiently accurately.


## 2.2 Influence of the contact geometry



**Fig. 5.** (a) Cross-section through a carbon nanotube transistor with planar gates. For a top gate device the gate voltage is applied to the top electrode while the bottom electrode is grounded. Potential contour lines in steps of 0.2 V are shown for  $V_g = +2$  V. (b) Calculated conduction band along the NT at midgap line-up for  $V_g = +4$  V (solid line) and  $V_g = +10$  V (dashed line). The resulting conductance is displayed in Fig. 6 ( $t_{\text{ox}} = 100$  nm).

To obtain a better understanding of the experimentally observed transport characteristics the carbon nanotube transistor has to be explored within a planar geometry displayed in Fig. 5(a). The gate voltage is applied to a top gate as in Ref. [4] and a grounded bottom electrode has been added for a convenient electrostatic calculation. The source and drain contacts possess a finite thickness in our device. The two-dimensional electrostatic boundary problem can be solved by standard techniques and we treat the potential due to charge on the NT in a local approximation. This is sufficiently accurate even beyond the turn-on regime as we have demonstrated within the needle-like contact model (see Fig. 4). We focus on a midgap line-up. The band bending for two gate voltages is shown in Fig. 5(b). At  $V_g = 4$  V there is already considerable charge on the NT, however, the SB at the contact is still about 10 nm wide at 0.1 eV above the Fermi energy. Consequently, the tunneling probability and the current is negligible. With a very large gate voltage of  $V_g \geq 10$  V, it is possible to thin down the SB to a few nanometers sufficient for considerable injection of electrons.

In Fig. 6 the conductance is plotted versus gate voltage for several top gate devices with varying oxide thickness and contact geometries. (Due to the symmetric form of the curves only positive gate voltages are considered, i.e. transport due to electron injection.) The shape of the conductance curves



**Fig. 6.** (Color online) Calculated conductance versus gate voltage for top gate devices (as in Fig. 5(a)) with various gate oxide thicknesses (i.e. nanotube-top gate distance) and contact thickness of 50 nm (solid blue lines) and 5 nm (dashed blue line). The needle-like contact model is included for comparison (solid red line). The inset shows that the conductance of all top gate devices can be scaled to a single curve.


is similar to the needle-like contact, however, much larger gate voltages are required to turn on the transistors. As the oxide thickness is reduced a steady increase of the device performance, i.e. turn-on at lower gate voltage, can be observed. The crucial importance of the contact geometry for a SB-CNFET becomes apparent when the thickness of the source and drain contacts is reduced from 50 nm to 5 nm keeping all other parameters, in particular the oxide thickness, fixed. Due to the sharper edge of the source contact a larger electric field can be achieved at a given top gate voltage and the device turns on at lower gate voltage. This is in contrast to a conventional transistor which turns on due to the modulation of charge carriers in the channel. For the needle-like contact geometry the improvement due to field focusing at the contact is dramatic as shown in Fig. 6. Thus the contact plays a key role for the transport characteristics of a SB-CNFET. Its precise control is crucial to fabricate devices with excellent and reproducible performance.

The transport curves for top gate devices can be scaled to a single functional form as demonstrated in the inset of Fig. 6. Even the conductance of the needle-like contact CNFET with a very different geometry can be scaled onto the other curves within the turn-on regime. In conclusion, the main effect of a specific contact geometry is to scale the gate voltage range. A quantitative study of scaling issues will be given in section (2.4). Here we



note that for problems which require an accurate treatment of the potential from charge on the NT, e.g. to include dopants on the NT or dipoles at the NT-metal contact, the idealized needle-like contact model is more appropriate. A comparison with experiments is obtained by scaling the gate voltage range.

### 2.3 Effect of gas adsorption




**Fig. 7.** (Color online) Effect of gas adsorption and doping on a SB-CNFET. (a) and (b) are experimental data and (c) and (d) calculations within the needle-like contact model. In (a) the vacuum annealed (n-type) FET (red, open circles) has been exposed to increasing amounts of oxygen until the ambient is reached (blue, filled circles). In (b) the curves from right to left correspond to increasing deposited amounts of potassium. In (c) the work function difference  $\Delta\phi$  between metal and NT is changed from  $-0.2\text{ eV}$  (solid red line) to  $+0.2\text{ eV}$  (dashed blue line) in steps of  $+0.1\text{ eV}$ . In (d) the doping atomic fraction is from left to right n-type  $10^{-3}$  (red),  $5 \times 10^{-4}$  (orange), and  $10^{-4}$  (green), and p-type  $10^{-4}$  (dashed blue line), respectively. More details can be found in [11] and [18].

A longstanding puzzle has been the effect of gas adsorption on the nanotube electronic structure. It has been proposed that e.g. oxygen adsorption

leads to doping of the nanotube [27, 28]. However, as shown in Fig. 7(a), the effect of oxygen on the transport properties of a CNFET is a reversible transition from p-type (devices prepared in air) to n-type after annealing the transistor in vacuum [18]. In contrast, the deposition of an n-type dopant atom such as potassium, Fig. 7(b), shifts the transfer characteristics with respect to the gate voltage. It is known that the work functions of metal surfaces is altered significantly upon the adsorption of gases due to the formation of interface dipoles. Thus the local work function of the metal electrode can be modified considerably by the adsorption of oxygen at the contacts. If the work function of the metal electrode changes the line-up of the metal Fermi energy with the NT bands will shift [17]. (Note that this is unique for the contact between a metal and a nanotube. In a conventional, planar semiconductor device the position of the Fermi energy is pinned by metal-induced gap states.)

Within the needle-like contact model it is straight forward to compare the effect of doping with that of a shift in the line-up, i.e. a reduction of the SB to the conduction band and an increase of the SB to the valence band or vice versa. The results of such calculations are shown in Fig. 7(c) and (d). Apart from the gate voltage scale there is a compelling agreement between the calculation and the experimental data. While n-type doping shifts the transport curves to more negative gate voltages, a change in the work function promotes either the p- or the n-type branch of conduction and reduces the other but the minimum conductance occurs at zero gate voltage for all line-ups.



**Fig. 8.** (Color online) Calculated NT band bending at gate voltages of  $V_g = +500$  mV, 0 mV, and  $-500$  mV in the case of (a) a metal work function increase of  $\Delta\phi = +0.2$  eV and (b) n-type uniform doping of the NT with a fraction of  $5 \times 10^{-4}$ .

The characteristic modifications of the conductance in the two cases can be explained based on the band bending at the NT-metal contact. Fig. 8(a) shows the diagram for an increased metal work function. In this case, a lower

SB forms to the valence band of the NT than to the conduction band. At zero gate voltage, there is a negligibly small current due to thermionic emission into the valence band. Its magnitude is equal to the OFF conductance for a midgap line-up as the thermal barrier is still half the NT band gap, i.e. 0.3 eV in our calculation. Thus there is no change of the conductance at  $V_g = 0$  (c.f. Fig. 7(c)). When a negative gate voltage is applied the conductance increases exponentially due to thermionic emission above the low barrier and at larger gate voltages also due to tunneling through it. However, the SB for electrons is larger than for a midgap line-up and thus at positive gate voltages the achievable conductance due to electron tunneling into the conduction band is greatly reduced (see Fig. 7(c)).


For a uniformly doped NT there is considerable band bending even at zero gate voltage, as shown in Fig. 8(b), and correspondingly the conductance increases at  $V_g = 0$  V compared to an undoped NT (Fig. 7(d)). For n-type doping as in Fig. 8(b) electron tunneling is promoted and the (absolute) gate voltage required for a given conductance is lower at positive and higher at negative voltages. Hence the whole conductance curve shifts with the amount of doping.

The change of the local work function difference between a metal electrode and a carbon nanotube that we have assumed above has been observed directly in experiments by scanning probe methods [29]. Because the work function depends sensitively on the local environment one cannot simply take the metal and nanotube work function from a textbook and compute the band line-up. A microscopic picture of the creation of oxygen dipoles and the charge rearrangement at the interface is crucial for a quantitative understanding [29].

The controlled transition from p- to n-type transistors by gas adsorption and doping has been used to fabricate the first logic gates from carbon nanotubes [8]. Fig. 9(A) shows the device geometry of an inverter created from a single carbon nanotube which lies above three metal contacts. After the first preparation step in air both transistors display p-type transport. The right CNFET was then protected by a photo resist and subsequent potassium doping turned only the unprotected device to an n-type FET. By applying the out- and in-voltages as shown in Fig. 9(A) the device operates as a voltage inverter (see Fig. 9(B) for a sketch of the electronic circuit). The measured device characteristic, Fig. 9(C), demonstrates the voltage inversion and the achievement of a voltage gain, i.e. the ratio of output to input was larger than one. This is an essential prerequisite to use a logic gate in a real circuit consisting of many gates.

## 2.4 Scaling of the SB-CNFET performance

In the last sections, we have demonstrated that the SB model explains transistor action in CNFETs and solves the puzzle of gas adsorption. We concluded that the contact geometry plays a key role for turn-on performance at low




**Fig. 9.** (Color online) Inverter created from a single carbon nanotube [8]. (A) shows a 3D SEM image of the device in which the blue line marks the single wall carbon nanotube. Three metal contact pads contact the carbon nanotube creating two transistors. The right transistor is protected by a resist (PMMA, shown by transparent blue boxes) from potassium (K) doping and remains p-type (as prepared in air) while the left changes to n-type upon doping. The bias voltage is applied to the outer metal contacts while the out voltage is taken from the central contact. The in voltage is applied to the back gate. (B) a schematic of the inverter created from the two transistors. In (C) the measured characteristic of the inverter is displayed.

bias voltage. In this section we consider the consequences of operation as a SB transistor for device performance, in particular the scaling with reduced device size. An understanding of the scaling relations is a basic ingredient to judge the applicability of nanotube transistors. The first extrapolation of the performance [13] has been based on CNFETs with fairly thick (bottom) oxides ( $\geq 20$  nm). From that data it seemed that a subthreshold slope,  $S = (d \log I / dV_g)^{-1}$  [30], below 100 meV/decade should be possible at ultrathin oxides between 5 and 2 nm. Surprisingly, the actual devices did not fulfill this prediction. Instead a levelling off of  $S$  at low oxide thickness was observed [14].

To study the turn-on performance we need to extend our model to finite drain voltages. At finite bias voltage, a Fermi energy cannot be defined for the NT anymore and a non-equilibrium model such as the Greens function

method described in Ref. [31] must in principle be applied. Therefore, it may seem surprising at first that an adequate model of the turn-on regime, i.e. as the device is turned from the OFF state (low current) to the ON state (high current), can be developed neglecting charge on the NT as shown below. The key observation is that the current is limited by the transmission through the SB and thus by the electrostatic potential in the vicinity of the contact. The main effect of charge on the NT, in contrast, is to change the electrostatic potential within the channel. In the turn-on regime, the channel limits the current only when there is negligible charge on the NT. (In that case the current is due to thermionic emission and not tunneling.) Therefore, we can neglect charge on the NT if we are interested only in the current through the device. However, in the ON state, i.e. as the SB becomes transparent, the non-equilibrium charge on the NT and the capacitance of the gate to NT may become important for the magnitude of the ON current and cannot be neglected [32].

Neglecting charge on the NT simplifies the electrostatics significantly. In particular, we can reduce the problem to solving the Laplace equation in two dimensions fixing the boundary conditions by the given drain and gate voltage. (The dielectric properties of the NT are neglected. Because the dielectric constant of the NT is one [26] this is reasonable in our device setup with air above the nanotube which is lying on a (bottom) oxide.) From the electrostatic potential we can calculate the transmission and the current as in the previous sections. The electronic structure of the NT is treated as before.



**Fig. 10.** (Color online) Calculated transfer characteristics for bottom gate SB-CNFETs at midgap with varied oxide thickness. Left panel shows the full calculations (solid lines) for  $t_{\text{ox}} = 35, 20, 10, 5$  and  $2$  nm, from right to left and the thermal limit (dotted black line). The dashed lines are calculations with the analytic model described in the text. The inset displays the bottom gate geometry used in the calculation. The right panel demonstrates the scaling of all curves to a single unique function except for the ultra-thin  $2$  nm oxide. In the inset the extracted scaling voltage has been plotted versus oxide thickness. A square-root fit is indicated by the dashed line in the inset.

For the calculation we choose the regime of current saturation, i.e.  $V_d = V_g$ , where the barrier at the drain contact vanishes. In this case there is only a voltage drop and an electric field at the source contact held at  $V_s = 0$ . Thus all charge carriers injected at the source are collected at the drain and the current saturates. The scaling relations of the turn-on performance are unaffected by this choice. Experimentally the independence of the subthreshold slope on the applied drain voltage has been confirmed [14, 13]. We use the saturation regime in the following to derive an analytic model which allows us to give explicit scaling relations.

Fig. 10 displays the results obtained for bottom gate CNFETs with different oxide thicknesses  $t_{\text{ox}}$ . Even for an ultra-thin oxide of 2 nm and with an ideal sharp corner contact as in our calculation, the thermal limit of a conventional transistor is not reached. Similar to the low bias voltage limit (c.f. Fig. 6) we can scale the gate voltage for the curves from the left panel of Fig. 10 to find a single functional form of the saturation current, shown in the right panel. Deviations are seen only for  $t_{\text{ox}} = 2$  nm. The extracted scaling gate voltages which are a measure of the required turn-on voltage are plotted in the inset of the right panel of Fig. 10 as a function of  $t_{\text{ox}}$ . A square-root fit (dashed line in the inset) gives an excellent description.

In order to understand whether the square root behavior of the turn-on voltage is of general validity we consider a simple analytic model. Note, that only the electrostatic potential close to the source (metal) contact is needed to evaluate the saturation current. For a device with two planar gates both at a distance  $t_{\text{ox}}$  from an infinitely thin sheet contact and neglecting charge on the NT the electrostatic problem can be solved analytically [33]. The potential as a function of distance  $z$  from the contact is  $V(z) = 2V_g\pi^{-1/2}(z/t_{\text{ox}})^{1/2}$ . In the thick oxide limit we can further replace the lower integration boundary,  $\Delta - eV_d$ , by  $-\infty$ . We can directly insert the potential into Eqs. (3) and (4) and solve for the saturation current:

$$I_{\text{sat}} = \frac{4e\Delta}{h} H\left(\frac{V_g}{V_{\text{scale}}^{\text{dg}}}, \frac{\Delta}{kT}\right), \quad (5)$$

where  $H(x, y)$  is

$$H(x, y) = \int_{-\infty}^{\infty} \frac{\exp(-h(s)/x^2)}{1 + \exp(sy)} ds \quad (6)$$

and  $h(s)$  is

$$h(s) = \int_{\max(0, -1-s)}^{1-s} t [1 - (s+t)^2]^{1/2} dt. \quad (7)$$

The “scaling voltage” for this double-gate device is

$$V_{\text{scale}}^{\text{dg}} = \left(\frac{2\pi\Delta^3}{3be^2V_\pi}\right)^{1/2} t_{\text{ox}}^{1/2}. \quad (8)$$

Since the saturation current depends only on  $V_g/V_{\text{scale}}^{\text{dg}}$  a change of  $t_{\text{ox}}$  leads merely to a scaling of the gate voltage. With a single empirical parameter we can use this idealized model to reproduce the results for the bottom gate devices. If we choose the scaling voltage for the bottom gate geometry as  $V_{\text{scale}}^{\text{bg}} = 2.2 V_{\text{scale}}^{\text{dg}}$  the saturation current can be calculated for all  $t_{\text{ox}}$  as shown in the left panel of Fig. 10 by dashed lines. Thus the scaling of the ideal double gate devices applies also for the bottom gate devices.

From Eq. (8) we conclude that the turn-on voltage scales as the square-root of the oxide thickness which is in agreement with our previous empirical finding. By differentiating the saturation current with respect to the gate voltage we find for the subthreshold slope:


$$S = \left( \frac{d \log I_{\text{sat}}}{dV_g} \right)^{-1} = V_{\text{scale}} F \left( \frac{V_g}{V_{\text{scale}}^{\text{dg}}}, \frac{\Delta}{kT} \right) \quad (9)$$

where


$$F(x, y) = \ln 10 \frac{H(x, y)}{\partial H(x, y) / \partial x}. \quad (10)$$

The subthreshold slope is evaluated at its minimum value in the turn-on regime, i.e. at a fixed  $V_g/V_{\text{scale}}$ . Thus the subthreshold slope scales as  $V_{\text{scale}}$  which is as the square-root of  $t_{\text{ox}}$ . For a conventional transistor the subthreshold slope decreases linearly at low temperatures. However, from Eq. (9) we find a decrease which levels off to a non-vanishing value at zero temperature as shown in Fig. 11. This unusual low temperature behavior of  $S$  has been observed experimentally [13] and provides an experimental way to distinguish a SB-CNFET from a CNFET with ohmic contacts. The evaluation of the temperature dependence of  $S$  can also be used to determine the height of the SB in a given device [34].

In Fig. 12 the inverse subthreshold slope is plotted versus the inverse oxide thickness. For the experimental data a levelling off is seen as the oxide thickness decreases. The performance does not approach the thermal limit of a conventional transistor, a value of about 60 meV/decade. Results for calculated bottom gate devices show a very similar behavior, however, at lower values of  $S$ , i.e. better performance. (The better performance for the calculated devices is probably due to the sharper contact geometry. Experimentally, the contact geometry is not characterized accurately on the nanometer scale.) The crucial impact of the contact geometry on device performance is emphasized by a calculation for a planar double gate device with contacts that are only as thick as the NT diameter, i.e. 1.4 nm. The subthreshold slope shows a similar functional form, however, at much better performance. At infinitely thin oxides, the subthreshold slope must saturate at the thermal limit. We can thus use a fitting function  $S = [\alpha t_{\text{ox}} + (kT \ln 10)^2]^{1/2}$ , with  $\alpha$  a fitting parameter which depends on the specific contact geometry. Both the experiment and the calculations in the two device geometries can be fitted with this interpolation function as shown in Fig. 12.



**Fig. 11.** Calculated temperature dependence of the subthreshold slope versus temperature for bottom gate devices with oxide thicknesses of  $t_{\text{ox}} = 2, 20,$  and  $120$  nm. This temperature dependence is in good agreement with experimental data [13].




**Fig. 12.** (Color online) Inverse subthreshold slope  $S$  as a function of the inverse oxide thickness  $t_{\text{ox}}$ . Solid curves are fitted as described in text. Bottom red curve is experiment — open red squares are data from previous work, filled red squares are this work. Data at  $t_{\text{ox}} = 2$  nm and  $5$  nm represent averages over several devices. For  $t_{\text{ox}} = 20$  nm our result agrees with previous reports [4]. Upper two curves are calculated for  $V_{\text{d}} = V_{\text{g}}$ . The upper left inset shows the bottom gate device geometry (open green circles) while the lower right inset shows the double gate device (filled orange circles).



In conclusion, a precise control of the NT-metal contact geometry is essential for SB-CNFETs with high turn-on performance and reproducible properties. A sharp contact geometry can be much more effective for superior performance than reducing the oxide thickness for a given design.

## 2.5 Scaling of the drain voltage


The scaling relations for the turn-on voltage of a SB transistor derived above have further consequences for the operation of such devices. The turn-on voltage decreases as the square-root to  $t_{\text{ox}}$  and for an ultra-thin oxide of 2 to 5 nm it is below about 1 V. This value is comparable to the applied drain voltages. In the typical operation regime of a transistor the SB at the source and at the drain is therefore affected by the applied voltages. As a consequence, charge carriers can be injected at both contacts at the same time.



**Fig. 13.** (Color online) Band diagrams for midgap CNFETs with  $t_{\text{ox}} = 2$  nm and 20 nm for a symmetric potential drop at source and drain contacts, i.e. for  $V_g = V_d/2 = 0.4$  V (transistor OFF state). (a) shows the bands for the full length of the device and (b) gives a close-up view at the source contact. Note, that the SB is too wide for  $t_{\text{ox}} = 20$  nm to allow a significant tunneling current.

In a typical experiment, the source contact is held at zero potential and the bias (drain) voltage is applied to the drain contact. In that case the voltage drop is  $V_g$  at the source contact and  $V_g - V_d$  at the drain contact. For ultra-thin oxides the voltage drop at the drain can be significant in the regime of transistor operation. Figure 13(a) displays the situation of a symmetric potential drop at source and drain contact, i.e. for  $V_g = V_d/2$ , for CNFETs with oxide thicknesses of 20 nm and 2 nm. At the source contact, electrons can be injected into the NT while holes can tunnel into the valence band from the drain contact. For an oxide of 20 nm the barriers are very wide at

the contacts and the tunneling current is negligible (see Fig. 13(b)). However, for an ultra-thin oxide of only 2 nm the barriers are on the order of a few nanometers and a significant current flows.



**Fig. 14.** Calculated transfer characteristics ( $I$  vs.  $V_g$ ) at several values of the drain voltage. (a) and (b) show the case of a bottom oxide of  $t_{\text{ox}} = 2$  nm and (c) and (d) the case of  $t_{\text{ox}} = 20$  nm. In (a) the filled and open circles denote the electron and hole contribution to the current for  $V_d = -0.8$  V, respectively.


A symmetric potential drop at source and drain contact as in Fig. 13(a) corresponds to the minimum device current (the OFF state of the transistor) for a given drain voltage. The full transfer characteristics ( $I$  vs.  $V_g$ ) are shown in Fig. 14(a) to (d) for both devices at positive and negative drain voltages. A midgap line-up has been assumed which leads to symmetric, ambipolar transport curves. In Fig. 14(a) the contribution of electrons and holes to the current has been included for  $V_d = -0.8$  V. At the minimum current the electron and hole currents are equal. The first observation from Fig. 14 is a shift of the minimum current with  $V_d$  according to  $V_g^{\text{min}} = V_d/2$ . (Thus at negative  $V_d$ , (a) and (c), the curves shift to the left with increased  $|V_d|$ , and at positive  $V_d$ , (b) and (d), they shift to the right.) In addition, the OFF current increases with  $V_d$ .

For the CNFET with a 'thick' oxide of 20 nm, Fig. 14(c) and (d), the change of the transfer curves is rather small up to  $V_d = 0.8$  V with a moderate increase of the OFF current. However, for a device with an ultra-thin oxide ( $t_{\text{ox}} = 2$  nm, (a) and (b)) the turn-on voltage is much smaller and thus the increase of the OFF current is dramatic. Even for  $V_d = 0.4$  V the ON-OFF ratio,  $I^{\text{ON}}/I^{\text{OFF}}$ , is only 3 orders of magnitude and at larger drain voltages the device becomes inoperable as a transistor due to the decreasing ON-OFF ratio. The calculated transfer characteristics displayed in Fig. 14 are in excellent agreement with experimental data [36]. Both the shift of the transport curves with drain voltage and the exponential increase of the OFF current are found experimentally.

We can use the analytic model introduced in the previous section for the saturation current to calculate the OFF current and derive explicit scaling relations with  $t_{\text{ox}}$  and  $V_d$ . From the band diagram in Fig. 13(a) we observe that the electron and the hole currents correspond to the saturation current at a voltage of  $V_g = V_d/2$ . Thus the OFF current which consists of an equal hole and electron current is given by:

$$I_{\text{OFF}}(V_d) = 2 I_{\text{sat}}(V_g = V_d/2). \quad (11)$$

Thus we can use Eq. (5) to analyze the scaling of the OFF current. From Fig. 10(b) it is apparent that the OFF current increases exponentially with the applied drain voltage.



**Fig. 15.** (Color online) Calculated OFF currents ( $V_g = V_d/2$ ) versus drain voltage for oxide thicknesses of 2 nm (solid red curve) and 20 nm (dashed blue curve). The ON current (black line) depends linearly on the drain voltage. In order to obtain a ON-OFF ratio of the drain voltage

The OFF current is displayed in Fig. 15 as a function of the applied drain voltage for  $t_{\text{ox}} = 2$  and 20 nm, respectively. If we require an OFF

current below a certain tolerable value we find a square-root scaling with oxide thickness for the maximum allowed drain voltage. For CNFETs with ultra-thin oxides this constraint limits the achievable ON current which is proportional to the maximum drain voltage. Using NTs with larger band gaps, i.e. smaller diameters, is one option to achieve higher drain voltages.

The injection of minority charge carriers at the drain contact limits the device performance. It is important to note that the effect is present even for CNFETs with (nearly) ohmic contacts and can be large if the band gap of the NT is small, i.e. up to about 0.4 eV. If there is an ohmic contact e.g. to the valence band there will be a SB with a height of the band gap to the conduction band. Thus for a device with an ultra-thin oxide which is required for high performance there will be electron tunneling into the conduction band. This limits the OFF current in the same way as for a midgap ambipolar CNFET.


A possible way to solve this problem is to fabricate a device with an asymmetric gating of the source and drain contact [37, 38]. Such a device geometry allows suppress the exponential increase of the OFF current with drain voltage. In addition, a single CNFET can be operated as a p- or n-type transistor with the same (excellent) performance [37].

## 2.6 Light-emission from a SB-CNFET

While the injection of minority charge carriers at the drain contact can make a CNFET inoperable as a transistor it allows to inject holes and electrons into the NT at the same time. By operating the CNFET in the OFF state, i.e. choosing the gate and drain voltages according to  $V_g = V_d/2$ , we can achieve equal amounts of hole and electron current in the nanotube as shown in Fig. 13(a). If the applied drain voltage is further above the turn-on voltage of the transistor high electron and hole currents (exactly half of the OFF current shown in Fig. 15) are achieved. Electrons which are injected at the source contact can recombine with holes injected at the drain contact with the emission of a photon. This is illustrated in Fig. 16(A). Experimentally, Misewich *et al.* have recently demonstrated that biasing a CNFET in the OFF state indeed leads to the emission of polarized infra-red light [15].

Within our transport model of a SB-CNFET we can calculate the observed bias and gate voltage dependence of light emission from a NT assuming an energy independent recombination probability. Figure 17 shows a calculation for a CNFET with an ultra-thin oxide of  $t_{ox} = 2$  nm (the transport characteristics of this device are given in Figs. 14 and 15). We assume two different models for the recombination of electrons and holes with emission of a photon. The first is efficient recombination, i.e. every electron-hole pair leads to the emission of a photon, and the number of emitted photons is proportional to the lower of the hole and electron current.


For inefficient recombination, on the other hand, there is only a finite (small) probability of an electron and a hole to recombine under photon



**Fig. 16.** (Color online) Schematic plot of a light-emitting device from a single carbon nanotube. (A) shows the device geometry and illustrates how electrons and holes are injected from the source and drain contact, respectively. The recombination via exciton intermediate states leads to the emission of infrared light. (B) is an illustration how the position of the emitted light depends on the voltage gating.

emission. In that case the number of photons is proportional to the number of electrons (the electron current) and the number of recombination attempts (given by the number of holes, i.e. the hole current). Thus the number of emitted photons is proportional to the product of hole and electron current.

Both models lead to an exponential increase of the number of emitted photons with applied drain voltage (at the maximum value for  $V_g = V_d/2$ ). This follows naturally from the variation of the OFF current because the voltage requirement for maximum light emission is identical to the OFF state. Thus the maximum number of photons is proportional to  $I_{\text{OFF}}(V_d)$  or  $[I_{\text{OFF}}(V_d)]^2$  for efficient or inefficient recombination, respectively. Consequently, Fig. 15 can be viewed as the drain voltage dependence of the maximum photon emission from a CNFET. The SB transport model of the CNFET describes the gate and drain voltage dependence of light emission well and can be used to



**Fig. 17.** Calculated gate voltage dependence of the number of emitted photons from a CNFET with  $t_{\text{ox}} = 2$  nm at different drain voltage (compare Fig. 14(a) and (b) for electrical characteristics). Open circles correspond to the inefficient recombination model (product of electron and hole current, left axis) while filled circles denote the efficient recombination model (minimum of electron and hole current, right axis).

guide the scaling of these optoelectronic devices. However, it cannot be used to determine which mechanism of electron-hole recombination prevails [15].

Recently, the recombination yield per electron-hole pair has been determined to  $10^{-6}$  to  $10^{-7}$  depending on NT length by measurements of the spectrum of the light emitted from a CNFET [40]. Due to the confinement of electron-hole pairs on the cylindrical nanotube the Coulomb interaction is very strong resulting in excitons with large binding energies. Perebeinos *et al.* used a tight-binding model to derive explicit scaling laws for the exciton binding energies with nanotube radius, effective mass, and dielectric constant of the oxide [41]. Concerning the recombination mechanism, these calculations suggest that the direct interband transition is weakened and the transition via an exciton state dominates light-emission. Thus the measured photon energy is determined by the band gap reduced by the exciton binding energy which can be up to several 100 meV.

### 3 Conclusions and Outlook

Carbon nanotube electronics remains a very promising route to solve future down-scaling problems of conventional silicon technology. Field-effect transistors with performance that is competitive to state-of-the-art devices [4, 6]

and even logic gates from single nanotubes [8] have been demonstrated. However, the physics of carbon nanotube electronic devices can be quite different from conventional ones. In particular, carbon nanotubes show ballistic transport over typical device length [6, 7], they have electronic properties linked to their structure, and their cylindrical quasi-one-dimensional structure leads to unusual electrostatics e.g. weak screening and no Fermi level pinning.

For transistor action in CNFETs Schottky barriers play a crucial role. Already semiclassical transport models explain key observations of CNFETs such as the effect of gas adsorption. The consequences are the importance of contact geometry for high performance, unusual scaling relations as the device size is reduced, and leakage currents due to injection of charges at the drain contact. The device physics of CNFETs allows performance control by new parameters e.g. by the material of the metal electrodes. On the other hand, limitations unknown in conventional transistors occur and require new device designs [37]. To eliminate SBs at the metal-nanotube contacts is a key challenge for future research. For small band gap nanotubes Javey *et al.* have already achieved negligible small barriers by choosing Palladium or Aluminum electrodes [6, 21]. However, the understanding of the favorable contacts is still limited and remains an important issue for further research. Controlled doping of the contacts [22] or new device designs [37, 38, 23] may provide a different way to enhance the performance of CNFETs.

Due to their unique optical properties such as equal effective masses of electrons and holes and variable band gap carbon nanotubes can be utilized in novel optoelectronic devices. We have shown that light emission can be observed from a single nanotube by appropriate choice of gate and drain voltage. From the transport models developed for CNFETs we can explain the experimental data and estimate the optimization potential by shrinking of the devices. In shrunked devices the injected charge carriers may also have an increased recombination probability because of a constant potential inside the channel. Varying the wavelength of the emitted light by choosing different band gap nanotubes is a further open research issue.

## References

1. M. S. Dresselhaus, G. Dresselhaus, and Ph. Avouris: *Carbon nanotubes: synthesis, structure, properties, and applications*, Springer-Verlag, Berlin 2001.
2. S. J. Tans, A. Verschueren, and C. Dekker: *Nature (London)* **393**, 49 (1998).
3. R. Martel, T. Schmidt, H. R. Shea, T. Hertel, and Ph. Avouris: *Appl. Phys. Lett.* **73**, 2447 (1998).
4. S. J. Wind, J. Appenzeller, R. Martel, V. Derycke, and Ph. Avouris: *Appl. Phys. Lett.* **80**, 3817 (2002).
5. A. Javey, H. Kim, M. Brink *et al.*: *Nature Materials* **1**, 241 (2002).
6. A. Javey, J. Guo, Q. Wang *et al.*: *Nature* **424**, 654 (2003).
7. S. J. Wind, J. Appenzeller, and Ph. Avouris: *Phys. Rev. Lett.* **91**, 058301 (2003).

8. V. Derycke, R. Martel, J. Appenzeller, and Ph. Avouris: *Nano Lett.* **1**, 453 (2001).
9. R. Martel, V. Derycke, C. Lavoie, J. Appenzeller, K. K. Chan, J. Tersoff, and Ph. Avouris: *Phys. Rev. Lett.* **87**, 256805-1 (2001).
10. A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker: *Science* **294**, 1317 (2001).
11. S. Heinze, J. Tersoff, R. Martel, V. Derycke, J. Appenzeller, and Ph. Avouris: *Phys. Rev. Lett.* **89**, 106801 (2002).
12. T. Nakanishi, A. Bachtold, and C. Dekker, *Phys. Rev. B* **66**, 073307 (2002).
13. J. Appenzeller, J. Knoch, V. Derycke, R. Martel, S. J. Wind, and Ph. Avouris: *Phys. Rev. Lett.* **89**, 126801 (2002).
14. S. Heinze, M. Radosavljević, J. Tersoff, and Ph. Avouris: *Phys. Rev. B* **68**, 235418 (2003).
15. J. Misewich, R. Martel, Ph. Avouris, J. C. Tsang, S. Heinze, and J. Tersoff: *Science* **300**, 783 (2003).
16. J. Tersoff: *Phys. Rev. Lett.* **52**, 465 (1984).
17. F. Léonard and J. Tersoff: *Phys. Rev. Lett.* **84**, 4693 (2000).
18. V. Derycke, R. Martel, J. Appenzeller, and Ph. Avouris: *Appl. Phys. Lett.* **80**, 2773 (2002).
19. M. Freitag, M. Radosavljevic, Y. Zhou, A. T. Johnson, and W. F. Smith: *Appl. Phys. Lett.* **79**, 3326 (2001).
20. J. R. Tucker, C. Wang, and P. S. Carney: *Appl. Phys. Lett.* **65**, 618 (1994).
21. A. Javey, Q. Wang, W. Kim, and H. Dai: *IEDM Tech. Digest.* 741 (2003).
22. A. Javey, J. Guo, D. B. Farmer, *et al.*: *Nano Lett.* **4**, 447 (2004).
23. Y.-M. Lin, J. Appenzeller, and Ph. Avouris, *IEDM Tech. Digest.* in press.
24. A. A. Odintsov: *Phys. Rev. Lett.* **85**, 150 (2000).
25. J. W. Mintmire and C. T. White: *Phys. Rev. Lett.* **81**, 2506 (1998).
26. F. Léonard and J. Tersoff: *Appl. Phys. Lett.* **81**, 4835 (2002).
27. S.-H. Jhi, S. G. Louie, and M. L. Cohen, *Phys. Rev. Lett.* **85**, 1710 (2000).
28. P. G. Collins, K. Bradley, M. Ishigami, and A. Zettl, *Science* **287**, 1801 (2000).
29. X. Cui, M. Freitag, R. Martel, L. Brus, and Ph. Avouris: *Nano Lett.* **3**, 783 (2003).
30. S. Sze: *Physics of Semiconductor Devices*, Wiley, New York 1981.
31. S. Datta: *Electronic Transport in Mesoscopic Systems*, Cambridge University Press, Cambridge 1995.
32. J. Guo, S. Datta, and M. Lundstrom: *IEEE Trans. Electron Devices* **51**, 172 (2004).
33. P. M. Morse and H. Feshbach: *Methods of Theoretical Physics*, McGraw-Hill, New York 1953.
34. J. Appenzeller, M. Radosavljević, J. Knoch, and Ph. Avouris: *Phys. Rev. Lett.* **92**, 048301 (2004).
35. B. M. Kim, T. Brintlinger, E. Cobas, M. S. Fuhrer, H. Zheng, Z. Yu, R. Droopad, J. Ramdani, and K. Eisenbeiser: *Appl. Phys. Lett.* **84**, 1946 (2004).
36. M. Radosavljević, S. Heinze, J. Tersoff, and Ph. Avouris: *Appl. Phys. Lett.* **83**, 2435 (2003).
37. S. Heinze, J. Tersoff, and Ph. Avouris: *Appl. Phys. Lett.* **83**, 5038 (2003).
38. Y.-M. Lin, J. Appenzeller, and Ph. Avouris, *Nano Lett.* **4**, 947 (2004).
39. F. Léonard and J. Tersoff: *Phys. Rev. Lett.* **83**, 5174 (1999).
40. M. Freitag, V. Perebeinos, J. Chen, A. Stein, J. C. Tsang, J. A. Misewich, R. Martel, and Ph. Avouris: *Nano Lett.* in press.



41. V. Perebeinos, J. Tersoff, and Ph. Avouris: Phys. Rev. Lett. **92**, 257402-1 (2004).